



**I. AGREED CONSTRUCTIONS:**

<b>Term No.</b>	<b>Term</b>	<b>Agreed Upon Construction</b>
1	<p>“set of processor cores”</p> <p>U.S. Patent No. 8,549,339, Claims 1, 21</p>	<p>“a group of two or more processor cores”</p>

**II. DISPUTED CONSTRUCTIONS:**

<b>Term No.</b>	<b>Term</b>	<b>Redstone’s Proposed Construction</b>	<b>MediaTek’s Proposed Construction</b>	<b>Court’s Final Construction</b>
1	<p>“each processor core from the first/second set of processor cores is configured to dynamically receive a first/second supply voltage [from a power control block] and a first/second output clock signal”</p> <p>U.S. Patent No. 8,549,339, Claims 1, 21</p>	Plain and ordinary meaning	Indefinite	Not indefinite. Plain-and-ordinary meaning.
2	<p>“located in a periphery of the multi-core processor”</p> <p>U.S. Patent No. 8,549,339, Claim 5</p>	Plain and ordinary meaning	Indefinite	Not indefinite. Plain-and-ordinary meaning.

3	<p>“located in a common region that is substantially central to the first set of processor cores and the second set of processor cores”</p> <p>U.S. Patent No. 8,549,339, Claim 14</p>	Plain and ordinary meaning	Indefinite	Indefinite.
---	--	----------------------------	------------	-------------

**SIGNED** this 21st day of February, 2025.



DEREK T. GILLILAND  
UNITED STATES MAGISTRATE JUDGE